Would be interesting to try it out on older AMD64. There’s been a change that would explain it there:
http://developer.amd.com/documentation/articles/pages/682007171.aspx
Maybe Intel did something similiar without announcing it?
Re: 4 hashes parallel on SSE2 CPUs for 0.3.6
Figures: tcatm